

An Efficient Incremental Redundancy Implementation for 2.75G Evolved EDGE

Benjamin Weber, Harald Kröll, Christian Benkeser, Qiuting Huang

Integrated System Laboratory, ETH Zurich

June 11, 2013




Outline

- 1 Motivation
- 2 GSM Specifications
- 3 MatPHY
- 4 Performance Evaluation
- 5 Dedicated Hardware Architecture
- 6 Conclusions


Outline

- 1 Motivation
- 2 GSM Specifications
- 3 MatPHY
- 4 Performance Evaluation
- 5 Dedicated Hardware Architecture
- 6 Conclusions

Motivation - Typical GSM Protocol Stack



Motivation - Typical GSM Protocol Stack



Incremental Redundancy scattered across components

Motivation - Vision

- Future applications
 - Machine-to-Machine (M2M) communication
 - Internet of Things (IoT)
- Single chip Physical Layer (PHY)
 - No external components
 - Less cross-layer traffic
- Simple layer 2 and layer 3 design → software

Motivation - Vision

- Future applications
 - Machine-to-Machine (M2M) communication
 - Internet of Things (IoT)
- Single chip Physical Layer (PHY)
 - No external components
 - Less cross-layer traffic
- Simple layer 2 and layer 3 design → software

→ Move IR down into PHY

Motivation - Vision

- Future applications
 - Machine-to-Machine (M2M) communication
 - Internet of Things (IoT)
- Single chip Physical Layer (PHY)
 - No external components
 - Less cross-layer traffic
- Simple layer 2 and layer 3 design → software

→ Move IR down into PHY




Outline

- 1 Motivation
- 2 GSM Specifications
- 3 MatPHY
- 4 Performance Evaluation
- 5 Dedicated Hardware Architecture
- 6 Conclusions


GSM Specifications - Basics

- Physical channel division with TDMA and FDMA
- Logical channel maps to timeslots on physical carrier
- 8 timeslots form a frame
- 116 information symbols per burst (timeslot)
- Basic operation mode
 - Full rate voice channel
 - GMSK
 - 13 kbit/s



GSM Basics - Packet Data Channels

- Multislot classes (up to 6 timeslots)
- GPRS: GMSK, 21.4 kbit/s per timeslot
- EGPRS: 8-PSK, 59.4 kbit/s per timeslot
- EGPRS-2: 16-QAM, 32-QAM, 98.7 kbit/s per timeslot
- Radio block:
 - Stealing Flag (SF)
 - Uplink State Flag (USF)
 - Header
 - RLC blocks (payload)



GSM Specifications - Incremental Redundancy

- Joint operation of PHY and layer 2 (RLC/MAC)
- Subset of Hybrid ARQ

GSM Specifications - Incremental Redundancy

- Joint operation of PHY and layer 2 (RLC/MAC)
- Subset of Hybrid ARQ

Uncoded RLC block




GSM Specifications - Incremental Redundancy

- Joint operation of PHY and layer 2 (RLC/MAC)
- Subset of Hybrid ARQ


Uncoded RLC block

Encoded RLC block




GSM Specifications - Incremental Redundancy

- Joint operation of PHY and layer 2 (RLC/MAC)
- Subset of Hybrid ARQ



GSM Specifications - Incremental Redundancy


- Joint operation of PHY and layer 2 (RLC/MAC)
- Subset of Hybrid ARQ



GSM Specifications - Incremental Redundancy

- Joint operation of PHY and layer 2 (RLC/MAC)
- Subset of Hybrid ARQ

Uncoded RLC block



Punctured RLC block

Depunctured RLC block

GSM Specifications - Incremental Redundancy

- Joint operation of PHY and layer 2 (RLC/MAC)
- Subset of Hybrid ARQ

Uncoded RLC block



Encoder

Encoded RLC block



Punctured RLC block

RLC block version 3

Depunctured RLC block



GSM Specifications - Incremental Redundancy

- Joint operation of PHY and layer 2 (RLC/MAC)
- Subset of Hybrid ARQ

Uncoded RLC block

Encoder

Encoded RLC block

Punctured RLC block

RLC block version 3


Depunctured RLC block

- Specifications: minimum throughput with IR enabled
→ Simulations: evaluate minimal memory size


Outline

- 1 Motivation
- 2 GSM Specifications
- 3 MatPHY
- 4 Performance Evaluation
- 5 Dedicated Hardware Architecture
- 6 Conclusions

MatPHY - An Open Source GSM/EDGE PHY Framework




MatPHY - An Open Source GSM/EDGE PHY Framework



Evolved EDGE support:

- Modulation and coding schemes → DET, DEC
- L1CTL enhancement → Evolved EDGE support
- Configurable data source → Base Transceiver Station (BTS)

MatPHY - Extensions



- Straight forward IR in DEC
- Infinite memory
- Block Error Rate (BLER) depending on retransmission count


Outline

- 1 Motivation
- 2 GSM Specifications
- 3 MatPHY
- 4 Performance Evaluation**
- 5 Dedicated Hardware Architecture
- 6 Conclusions

Performance Evaluation - Setup

- Parallel simulations with MatPHY
 - Entire receiver
 - Noise Figure (NF)
 - Infinite IR memory
 - BLER depending on retransmission

Performance Evaluation - Setup




- Parallel simulations with MatPHY

- Entire receiver
- Noise Figure (NF)
- Infinite IR memory
- BLER depending on retransmission

- Sequential simulation:

- No PHY operations → fast
- IR memory size as parameter
- Specifications for IR test case
- RLC/MAC procedures
- Round-trip time
- Flow control


Results of Performance Evaluation



Outline

- 1 Motivation
- 2 GSM Specifications
- 3 MatPHY
- 4 Performance Evaluation
- 5 Dedicated Hardware Architecture**
- 6 Conclusions

Dedicated Hardware Architecture - Proof-of-Concept



- Hardware description language and on-chip memory
- IR processing unit between deinterleaver and channel decoder
- Control memory: identify RLC blocks
- Input buffer, output buffer
- IR memory fragmented into blocks

Synthesis and Clocking

- Sample IR memory size: $2^{15} > 46 \times 658$ soft value
- Sample soft value width: 5 bits
- Implemented in VHDL
- Synthesized using a 130nm CMOS technology
- Maximum clock frequency 187 MHz corresponding to 50k Gate Equivalents (GE)
- Memory sizes:

Memory	Soft values	Size (kbit)
Control memory	N/A	2.438
Input buffer	1248	6.24
Output buffer	2022	10.11
IR memory	32768	163.84
Total memory	36038 (without control)	182.628

Outline


- 1 Motivation
- 2 GSM Specifications
- 3 MatPHY
- 4 Performance Evaluation
- 5 Dedicated Hardware Architecture
- 6 Conclusions

Conclusions

- MatPHY Evolved EDGE extension
- Decision on hardware design parameters
- Obfuscation of IR towards higher layers


Conclusions

- MatPHY Evolved EDGE extension
- Decision on hardware design parameters
- Obfuscation of IR towards higher layers




Conclusions

- MatPHY Evolved EDGE extension
- Decision on hardware design parameters
- Obfuscation of IR towards higher layers



Conclusions

- MatPHY Evolved EDGE extension
- Decision on hardware design parameters
- Obfuscation of IR towards higher layers



Thank you for your attention